Table of Contents
Advertisement
3.1.4.2.6
SDIO Input Control Register
This register sets input values to IP (SDIO) inside the LSI when pin P1s_{00,01} is not used as SDIO function
(when GPIO mode is selected). For function details, refer to "3.1.4.3.31 SDIO."
Table I/O Configuration-18 Overview of Registers for Selecting Input Value to SDIO
Address
Register
Name
0x04101478
IOFIX_APP
3.1.4.3 Function Details
To each pin, Pin Multiplexer can assign a role selecting from up to four options. Multiple roles cannot be played
at a time. You can assign roles by setting IOCSYS_IMOD0, 1, IOCAPP_IMOD and IO_*.
Figure I/O Configuration-9 shows pin P1r_02 as examples of assigning roles. Pin P1r_02 can be assigned one role
from three options of GPIO, SDIO_DATA0, and SPI5_MOSI.
Bit Field
Type
Bit
Name
Reserved
-
[31:2]
SDIO_WP
RW
[1]
SDIO_CD
RW
[0]
－69/1010－
Initial
Description
Value
-
-
1
input value to SDIO_WP when SDIO function is
not used
1
input value to SDIO_CD when SDIO function is
not used
CXD5602 User Manual
- Quick Links:
- Cxd5602 Outline
- Block Diagram
Hide quick links:
Advertisement
Table of Contents
