Table of Contents
Advertisement
The
Channel
Control
register mapping changes
according to the TS value
of
the
DMACConfiguration
register.
D
RW
[28]
S
RW
[27]
DWIDTH
RW
[26:25]
SWIDTH
RW
[24:23]
－236/1010－
CXD5602 User Manual
1'b0
When
DMACConfiguration.TS=1
(TransferSize expanded mapping)
Indicates the AHB master channel used
for the destination data transfer.
0: Selects AHB master 1 for the
destination data transfer.
1: Selects AHB master 2 for the
destination data transfer.
1'b0
When
DMACConfiguration.TS=1
(TransferSize expanded mapping)
Indicates the AHB master channel used
for the source data transfer.
0: Selects AHB master 1 for the source
data transfer.
1: Selects AHB master 2 for the source
data transfer.
0
When
DMACConfiguration.TS=1
(TransferSize expanded mapping)
Indicates the transfer data size of the
destination bus.
0: byte transfer
1: halfword transfer
2: word transfer
3: Reserved
0
When
DMACConfiguration.TS=1
(TransferSize expanded mapping)
Indicates the transfer data size of the
source bus.
0: byte transfer
1: halfword transfer
2: word transfer
3: Reserved
The data sizes of the source side and the
destination side do not have to be the
same.
The
hardware
performs the packing and unpacking of
the data when required.
automatically
- Quick Links:
- Cxd5602 Outline
- Block Diagram
Hide quick links:
Advertisement
Table of Contents
