Table of Contents
Advertisement
3.21.12.1.14
{0x288} HPADC0_A2 Details
HPADC0 Clock Enable Control
Local Address: 0x288
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Reserved
Bits
Name
31..1
Reserved
0
LV_CLKOUT0_EN RW
Table ADC-794
Type Reset Value
RO
0x00000000
0x0
－984/1010－
Register Type: RW (read/write)
Reset Value: 0x00000000
Description
Reserved
ADC0 clock output enable port
CXD5602 User Manual
- Quick Links:
- Cxd5602 Outline
- Block Diagram
Hide quick links:
Advertisement
Table of Contents
