Toshiba TC9349AFG Manual page 90

Cmos digital integrated circuit silicon monolithic
Table of Contents

Advertisement

The buzzer output is also used as the P4-2 I/O port. It can be switched to buzzer output by setting the BUZR ON bit to
"1" and setting the P4-2 I/O control port to output.
Once the buzzer frequency, mode and logic are specified, set the buzzer enable bit to "1", and the buzzer will be emitted.
Set the buzzer enable bit to "0" for condition setting.
In the continuous output mode (Mode A), when the buzzer enable bit is set to "1", the buzzer frequency will be outputted
continuously. Set the bit to "0" to stop the buzzer output.
In the single output mode (Mode B), a 50-ms buzzer will be outputted and stopped each time the buzzer enable bit is set
to "1". In this mode, the buzzer output time can be extended by 50 ms to issue a 100-ms buzzer by setting the buzzer enable
bit to "1" again during output of the 50-ms buzzer. The buzzer output time can be further extended to 150 ms by setting the
bit to "1" again during extended 50 ms. This facilitates adjusting the buzzer output time.
In the 10-Hz intermittent output mode (Mode C), the cycle of 50-ms buzzer ON and OFF respectively will be repeated
continuously by setting the buzzer enable bit to "1". Set the bit to "0" to stop the buzzer output.
In the 10-Hz intermittent output mode at 1Hz intervals (Mode D), when the buzzer enable bit is set to "1", the cycle of
50-ms buzzer ON and OFF respectively will be outputted for 500 ms, the buzzer will be stopped for 500 ms and again the
cycle of 50-ms buzzer ON and OFF will be outputted for 500 ms. These cycles are repeated until the buzzer output is
stopped by setting the bit to "0".
In Modes B, C and D, a 50 ms buzzer will be outputted and stopped even if the enable bit is set to "0" to stop the buzzer
in the buzzer output state. The buzzer output state can be checked based on the details of the BUZR 10 Hz bit. When the
BUZR 10 Hz bit is set to "0", it shows the buzzer output state. When the bit is "1", it shows the buzzer is stopped. Refer to
the 10 Hz timer in Mode D.
Buzzer control can be accessed at OUT1 instruction data port 6.
2.
Buzzer Circuit Configuration
BUZR10Hz
1 00Hz
1kHz
3kHz
BF0, BF1
1 0 Hz
Selector
Selector
Divider
Divider
(1/10)
(1/10)
BUZR output circuit
Selector
Selector
BUZR output circuit
BEN
90
ModeD
1Hz
40
BUZER(P4-2)
BM0~BM2
TC9349AFG
2006-02-24

Advertisement

Table of Contents
loading

Table of Contents