Toshiba TC9349AFG Manual page 9

Cmos digital integrated circuit silicon monolithic
Table of Contents

Advertisement

PIN No.
Symbol
Pin Name
41
P4-0/INTR1
(BRK5)
/External interrupt
42
P4-1/INTR2
/External interrupt
INH
(BRK6)
/PLL inhibit input
43
P4-2/BUZR
/Buzzer output
(BRK7)
44
P4-3/VRout1
/Electronic volume
(BRK8)
45
P5-0/VRin1
/Electronic volume
46
P5-1/VRcom
/Electronic volume
reference voltage input
47
P5-2/VRin2
/Electronic volume
48
P5-3/VRout2
/Electronic volume
Function and Operation
8-bit CMOS I/O Port, allowing input and
output to be programmed in 1-bit units.
I/O port 4
When P4-0 to P4-3 ports are set as the
input and backup release enable states,
input 1
the backup state in the clock stop and wait
modes can be released by changing input
input 2
state.
Pins P4-0 and P4-1 are also used as
external interrupt input INTR1 and INTR2.
When external interrupt is enabled and a
3-clock pulse of CPU (40 µs: using 75 kHz
oscillator) or longer is input to the INTR1
or INTR2 pin, an interrupt is generated and
a program jumps to the 1st or 2nd
address.
For input interrupt, input logic or
rising/falling edge can be selected for each
pin. The signal input from the INTR1 pin
can measure the pulse width using the
8-bit internal timer. The signal can be used
I/O port 4
to detect a remote control signal.
output1
The P4-1 pin is used as the PLL inhibit
INH
input
.
INH
If the
pin is set to the PLL inhibit
enable state, the PLL is stopped during "L"
INH
level of the
The P4-2 pin is used as the buzzer output.
For the buzzer output it is possible to
select 4 frequencies, 1/1.56/2.08/3 kHz,
with 4 modes: continuous output,
I/O port 5
single-shot output, 10-Hz intermittent
output, and 10-Hz intermittent 1-Hz
input1
interval output.
Pins P4-3 and P5-0 to P5-3 are used as
input/output pins for electronic volume.
There are two electronic volume channels.
input 2
An I/O port or electronic volume is
selectable for every channel. Attenuation
can be controlled from 0 dB to –78 dB and
∞ dB in 32 steps.
output 2
9
Release enables
pin.
TC9349AFG
Remarks
V
DD
V
DD
Input instruction
Release enables
(P4-0 to P4-2)
Electronic
volume signal
V
DD
V
DD
Input instruction
(P4-3)
Electronic
volume signal
V
DD
V
DD
Input instruction
(P5-0 to P5-3)
2006-02-24

Advertisement

Table of Contents
loading

Table of Contents