Toshiba TC9349AFG Manual page 73

Cmos digital integrated circuit silicon monolithic
Table of Contents

Advertisement

1-1. Serial Interface Setting and Control Bits
(1)
Serial pin setting (PSEL and SIO bits)
I/O ports 3 or 8 can be used as serial input/output pins. I/O port 3 has a CMOS structure and I/O port 8 has an N-ch
open drain structure. Since voltage up to 5.5V can be applied to I/O port 8, it can do an interface with LSI of 5 V
system easily.
I/O port 3 is usually used for communication with LSI that drives the V
system. This port can also be used as a N-ch open-drain port, and accept voltage up to the power supply of the V
pin (3 V). Therefore, it can be used as an interface with LSI in power supply systems of 3 V or below.
Set this control bit to "0" when the serial interface is not used.
SIO
PSEL
Serial interface pin
0
*
Each pin I/O Port operation
1
0
1
1
Note:
These bits are reset to "0" after a system reset.
(2)
Type of serial operation (M0 and M1 bits)
The serial operation can be selected from three serial interface modes; 3-wired type, 2-wired type and UART. Set
this control bit to "0" when the serial interface is not used. When a mode is selected, the pins are switched to the
function pins as listed below.
M1
M0
シリアルインタフェースモード
0
0
0
1
1
0
1
1
Note:
These bits are reset to "0" after system reset.
(3)
Selection of serial operation clock (CK0, CK1, OSC0 and OSC1 bits)
The serial operation clock sets the serial interface operating speed. When the 2- or 3-wired master mode is selected,
operation speed can be selected from four types, fosc/2, fosc/4, fosc/8 and fosc/16. When UART is selected, operation
speed can be selected from three types, 9600/2400/1200 bps. When a high-speed oscillator is used, the operation
speed of the 2- or 3-wired type can be accelerable to 300 kHz, which enables the use of the UART transmission rate,
19200 bps. Refer to the following table and select the operation clock.
When the 2- or 3-wired slave mode is selected, these bits revert to "don't care" state, which enables serial clock
operation at an operation speed of up to 200 kHz.
Note:
The duty of the 2- or 3-wired mode is always 50%.
Note:
When the high-speed oscillator is prohibited, the OSC0 and OSC1 bits revert to "don't care"
state.
Note:
Set all of these bits to "0" when the 2- or 3-wired slave mode is selected.
Note:
These bits are reset to "0" after a system reset.
Pin structure
I/O port3
CMOS
I/O port8
Nch open drain
Serial interface mode
動作停止
P3-0
Operation stop
2線式インタフェース
SCK1
2-wired interface
3線式インタフェース
SCK1
3-wired interface
UART
RX1
73
power supply in the same power supply
DD
Pin type
-
-
CMOS or
Nch open drain
Nch open drain
使用端子および名称
Name of pin being used
I/Oポート3選択
Select I/O port 3
P3-1
P3-2
P8-1
SDIO1
P3-2
P8-1
SDIO1
SI1(P3-2)
SI2(P8-1)
TX1
P3-2
P8-1
TC9349AFG
LCD
Maximum applicable voltage
-
~VLCD (3 V)
~5.5 V
I/Oポート8選択
Select I/O port 8
P8-2
P8-3
SCK2
SDIO2
SCK2
SDIO2
RX2
TX2
2006-02-24

Advertisement

Table of Contents
loading

Table of Contents