Toshiba TC9349AFG Manual page 2

Cmos digital integrated circuit silicon monolithic
Table of Contents

Advertisement

DC/DC converter for CPU:
Programmable counter:
Reference frequency:
Phase comparator:
General-purpose IF counter:
Backup function:
Reset function:
Decreased voltage detection function: Voltage detection is possible in 25 mV steps in the range VDD = 0.850 V to 1.225 V.
Package:
EEPROM product:
Note:
This product is sensitive to electrostatic discharge. Handle with care.
Charge-pump type
Two kinds of doubler clock: 75 kHz crystal oscillator,
high-speed oscillator clock (300 to 600 kHz),
setting doubler voltage for 3 stages (2.0 V, 2.5 V, 3.0 V)
16-bit HF mode: 1/15 or 16-pulse swallow-type (1 to 30 MHz, Vin = 0.1Vp-p (min))
LF mode: 12 bit direct divider type (0.5 to 4 MHz, Vin = 0.1Vp-p (min))
10 kinds (1 kHz, 1.3889 kHz, 1.5625 kHz, 2.7778 kHz, 3 kHz, 3.125 kHz, 5 kHz, 6.25
kHz, 12.5 kHz, 25 kHz)
2 (max), setting for "H"/"L" level, High-impedance and built-in output resistor by
program. two units (max); "H"/"L" level-setting, high-impedance setting, and built-in
output resistor setting (0 kΩ, 5 kΩ, 50 kΩ, 100 kΩ) possible through programming
(DO1/DO2); automatic change of output resistor according to phase difference is possible
through programming. (DO2)
20 bits, 0.03 to 12 MHz, Vin = 0.1Vp-p (min)
three modes: clock stop (stoppage of crystal oscillator); hard wait, (crystal oscillator
operation only); soft wait (CPU intermittent operation)
Built-in power-on reset circuit
Decreased voltage detection enables selection of the CPU stop function.
QFP-64 (0.5 mm in pitch, 1.4 mm thick)
TC93E49FG
2
TC9349AFG
2006-02-24

Advertisement

Table of Contents
loading

Table of Contents