Hitachi SH7750 Hardware Manual page 10

Sh7750 series superh risc engine
Hide thumbs Also See for SH7750:
Table of Contents

Advertisement

Section
13.1.4 Register Configuration 318
13.1.5 Overview of Areas
13.2.1 Bus Control Register
1 (BCR1)
13.2.2 Bus Control Register
2 (BCR2)
13.2.3 Bus Control Register
3 (BCR3) (SH7750R Only)
13.2.4 Bus Control Register
4 (BCR4)
13.2.5 Wait Control Register
1 (WCR1)
13.2.6 Wait Control Register
2 (WCR2)
13.2.7 Wait Control Register
3 (WCR3)
Rev. 6.0, 07/02, page x of I
Page
Item
Table 13.2 BSC Registers
320
Table 13.3 External Memory
Space Map
319
Space Divisions
320
Table 13.3 External Memory
Space Map
321, 322
Memory Bus Width
326
Bit table
327
Bit 31, Bit 30, Bit 29
328
Bit 26
330
Bit 16
330
Bit 15, Bit 14
331
Bits 13 to 11
332
Bits 10 to 8
333
Bits 7 to 5
334
Bit 0
335
Bits 15, 14
337
338
Bits 12 to 1—Reserved
338,
339
342
344 to
Bits 31 to 29, Bits 25 to 23,
349
Bits 19 to 17, Bits 15 to 13,
Bits 11 to 9, Bits 8 to 6,
Bits 5 to 3, and Bits 2 to 0
351
Bit table
351
Description
Bus control register 3
and 4 added to table,
and Note added
7
64 *
added to Area 0, 5,
6 Settable Bus Widths,
and Note 7 added
Description amended
Table amended, and
Notes amended and
added
Description added
Bit 18 amended and
note added
Description added
Description and notes
added
Description amended
Table amended and
note added
Description amended
Description added
Newly added
Description added
Newly added
Note amended
Description added and
amended
Bits 19 and 7 changed,
and Note added
Description added

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7750rSh7750s

Table of Contents