Hitachi SH7750 Hardware Manual page 601

Sh7750 series superh risc engine
Hide thumbs Also See for SH7750:
Table of Contents

Advertisement

Figure 14.26 Single Address Mode: Synchronous DRAM → → → → External Device Longword Transfer
SDRAM auto-precharge Read bus cycle, burst (RCD[1:0] = 01, CAS latency = 3,
TPC[2:0] = 001)
Rev. 6.0, 07/02, page 551 of 986

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7750rSh7750s

Table of Contents