Philips LPC2119 User Manual page 128

Arm-based microcontroller
Hide thumbs Also See for LPC2119:
Table of Contents

Advertisement

Philips Semiconductors
ARM-based Microcontroller
UART1 FIFO Control Register (U1FCR - 0xE0010008)
The U1FCR controls the operation of the UART1 Rx and Tx FIFOs.
Table 95: UART1 FCR Bit Descriptions (U1FCR - 0xE0010008)
U1FCR
Function
0
FIFO Enable
1
Rx FIFO Reset
2
Tx FIFO Reset
5:3
Reserved
Rx Trigger Level
7:6
Select
UART1
Active high enable for both UART1 Rx and Tx FIFOs and U1FCR7:1 access. This bit
must be set for proper UART1 operation. Any transition on this bit will automatically clear
the UART1 FIFOs.
Writing a logic 1 to U1FCR1 will clear all bytes in UART1 Rx FIFO and reset the pointer
logic. This bit is self-clearing.
Writing a logic 1 to U1FCR2 will clear all bytes in UART1 Tx FIFO and reset the pointer
logic. This bit is self-clearing.
Reserved, user software should not write ones to reserved bits. The value read from a
reserved bit is not defined.
00: trigger level 0 (default='h1)
01: trigger level 1 (default='h4)
10: trigger level 2 (default='h8)
11: trigger level 3 (default='he)
These two bits determine how many receiver UART1 FIFO characters must be written
before an interrupt is activated. The four trigger levels are defined by the user at
compilation allowing the user to tune the trigger levels to the FIFO depths chosen.
LPC2119/2129/2292/2294
Description
128
Preliminary User Manual
Reset
Value
0
0
0
NA
0
January 08, 2004

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Lpc2129Lpc2292Lpc2294

Table of Contents