Table of Contents
Advertisement
Connection of peripheral function
Start Address
0x40000000
Fault
0x40005000
CAN
0x40006000
Fault
0x4003E000
IA(INTIF)
0x4003E400
RLM
0x4003EC00
LVD
0x40043000
RAMP(ch 0)
0x40043100
CRC
0x40043200
Reserved
0x40083000
CG
0x40083200
IB(INTIF)
0x40083300
IMN(INTIF)
0x40083400
Reserved
0x400A0200
DNF
0x400A0400
TRGSEL
0x400A0600
SIWDT
0x400A0800
DNF
0x400A2000
NBDIF
0x400A3000
RAMP(ch 1)
0x400A4000
DMAC(SFR)
0x400BA000
ADC
0x400BD000
OPAMP
0x400BD100
Reserved
0x400C1000
T32A
0x400CA000
TSPI
0x400CE000
UART
0x400D1000
I2C
0x400D3000
Reserved
0x400D8000
EI2C
0x400DA000
Reserved
0x400E0000
PORT
0x400E3000
TRM
0x400E4000
OFD
0x400E9000
A-PMD
0x400EA000
A-ENC32
0x400EB000
A-VE+
0x40100000
Fault
0x42000000
Bit Band Alias
0x44000000
Fault
0x5DFF0000
Flash(SFR)
: Accessible, -: not accessible, Fault:
Table 2.5 Connection of peripheral function
Slave
DMAC
SS0
-
Fault
SM2
Fault
-
Fault
Fault
SM3
Fault
Fault
M7
-
-
M8
M8
-
-
SM7
SM4
-
-
SM6
SM5
SM6
SM5
-
-
SM5
-
-
Fault
Fault
Fault
SM8
Fault
Fault
Fault
-
Fault
-
Fault
-
Fault
SM8
Fault
Fault is caused
51 / 64
Clock Control and Operation Mode
Sub master
Core
NBDIF
S-Bus
SS1
S1
Fault
Fault
Fault
Fault
-
-
-
-
-
-
-
-
-
-
Fault
Fault
Fault
Fault
Fault
TXZ+ Family
TMPM4M Group(1)
Main master
Core
Core
D-Bus
I-Bus
S2
S3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
2022-06-24
Rev. 1.1
Advertisement
Table of Contents
