Figure 3-6 16-Bit Space With Instruction Cache Enabled (1, 0, 1) - Motorola DSP56309 User Manual

24-bit digital signal processor
Table of Contents

Advertisement

Program
$FFFF
External
$5000
I-Cache
$4C00
Internal
Program RAM
$0000
Bit Settings
SC
MS
CE
1
0
1

Figure 3-6 16-bit Space with Instruction Cache Enabled (1, 0, 1)

MOTOROLA
$FFFF
$FF80
1K
$1C00
19K
$0000
Program
X Data
RAM
RAM
19K
7K
$0000Ð
$0000Ð
$4BFF
$1BFF
DSP56309UM/D
X Data
$FFFF
Internal I/O
$FF80
External
$1C00
Internal
X data RAM
7K
$0000
Memory Configuration
Y Data
RAM
7K
$0000Ð
$1BFF
Memory Configuration
Memory Maps
Y Data
External I/O
External
Internal
Y data RAM
7K
Addressable
Cache
Memory Size
1K
64K
$4C00Ð
$4FFF
AA0562
3-15

Advertisement

Table of Contents
loading

Table of Contents