Table of Contents
Advertisement
4.5
Memory-Mapped Cache Configuration (SH7751) ............................................................ 103
4.5.1
IC Address Array ................................................................................................. 103
4.5.2
IC Data Array ....................................................................................................... 104
4.5.3
OC Address Array ................................................................................................ 105
4.5.4
OC Data Array ..................................................................................................... 106
4.6
Memory-Mapped Cache Configuration (SH7751R) ......................................................... 107
4.6.1
IC Address Array ................................................................................................. 108
4.6.2
IC Data Array ....................................................................................................... 109
4.6.3
OC Address Array ................................................................................................ 110
4.6.4
OC Data Array ..................................................................................................... 111
4.6.5
Summary of Memory-Mapped OC Addresses ..................................................... 112
4.7
Store Queues ..................................................................................................................... 113
4.7.1
SQ Configuration ................................................................................................. 113
4.7.2
SQ Writes ............................................................................................................. 113
4.7.3
Transfer to External Memory ............................................................................... 113
4.7.4
Determination of SQ Access Exception ............................................................... 115
4.7.5
SQ Read (SH7751R only) .................................................................................... 115
4.7.6
SQ Usage Notes ................................................................................................... 116
Section 5
5.1
Overview ........................................................................................................................... 119
5.1.1
Features ................................................................................................................ 119
5.1.2
Register Configuration ......................................................................................... 119
5.2
Register Descriptions......................................................................................................... 120
5.3
Exception Handling Functions .......................................................................................... 121
5.3.1
Exception Handling Flow..................................................................................... 121
5.3.2
Exception Handling Vector Addresses................................................................. 121
5.4
Exception Types and Priorities.......................................................................................... 122
5.5
Exception Flow ................................................................................................................. 125
5.5.1
Exception Flow .................................................................................................... 125
5.5.2
Exception Source Acceptance .............................................................................. 126
5.5.3
Exception Requests and BL Bit............................................................................ 128
5.5.4
Return from Exception Handling ......................................................................... 128
5.6
Description of Exceptions ................................................................................................. 128
5.6.1
Resets ................................................................................................................... 129
5.6.2
General Exceptions .............................................................................................. 134
5.6.3
Interrupts .............................................................................................................. 148
5.6.4
Priority Order with Multiple Exceptions.............................................................. 151
5.7
Usage Notes....................................................................................................................... 152
5.8
Restrictions........................................................................................................................ 153
Section 6
6.1
Overview ........................................................................................................................... 155
......................................................................................................... 119
........................................................................................ 155
Rev. 3.0, 04/02, page vii of xxxviii
Advertisement
Table of Contents
