Table of Contents
Advertisement
Epson Research and Development
Vancouver Design Center
4.2 S1D13706 Hardware Configuration
S1D13706 Pin
Name
CNF[2:0]
CNF3
CNF4
CNF5
CNF[7:6]
4.3 Register/Memory Mapping
Interfacing to the Motorola MC68030 Microprocessor
Issue Date: 01/02/23
The S1D13706 uses CNF7 through CNF0 to allow selection of the bus mode and other
configuration data on the rising edge of RESET#. For details on configuration, refer to the
S1D13706 Hardware Functional Specification, document number X31B-A-001-xx.
The following table shows the configuration required for this implementation of a
S1D13706 to Motorola MC68030 microprocessor.
Table 4-1: Summary of Power-On/Reset Configuration Options
value on this pin at the rising edge of RESET# is used to configure: (1/0)
1
010 = MC68K #2 Host Bus Interface
GPIO pins as inputs at power on
Big Endian bus interface
Active high WAIT#
see Table "" for recommended settings
= configuration for MC68030 microprocessor
Table 4-2: CLKI to BCLK Divide Selection
CNF7
CNF6
0
0
0
1
1
0
1
1
= recommended setting for MC68030 microprocessor
The MC68030 IDP board uses the first 256M bytes of address space, therefore the
S1D13706 can be mapped anywhere beyond this boundary. The S1D13706 uses two 128K
byte blocks which are selected using M/R# from the address decoder. The internal registers
occupy the first 128K bytes block and the 80K byte display buffer occupies the second
128K byte block. Registers were located at memory location 10A0 0000h and the display
buffer at memory location 10E0 0000h. The address space for the S1D13706 is user
dependent.
GPIO pins as HR-TFT / D-TFT outputs
Little Endian bus interface
Active low WAIT#
CLKI to BCLK Divide
1:1
2:1
3:1
4:1
Page 13
0
S1D13706
X31B-G-013-02
Advertisement
Chapters
Table of Contents
