Toshiba TLCS-900/L1 Series Manual page 148

Original cmos 16-bit microcontroller
Hide thumbs Also See for TLCS-900/L1 Series:
Table of Contents

Advertisement

(2) Mode 1 (7-bit UART mode)
7-bit UART mode is selected by setting serial channel mode register
SC0MOD0<SM1:0> to 01.
In this mode, a parity bit can be added. Use of a parity bit is enabled or disabled by
the setting of the serial channel control register SC0CR<PE> bit; whether even parity
or odd parity will be used is determined by the SC0CR<EVEN> setting when
SC0CR<PE> is set to 1 (Enabled).
Example: When transmitting data of the following format, the control registers
should be set as described below. This explanation applies to channel 0.
Start
Bit0
1
Transmission direction (Transmission rate: 2400 bps at fc = 12.288 MHz)
* Clock state
7 6 5 4 3 2 1 0
← X X − − − − − 1
PCCR
← X X − X − − X 1
PCFC
← − − − − 0 1 0 1
SC0MOD0
← − 1 1 − − − − −
SC0CR
← 0 0 1 0 0 1 0 1
BR0CR
← − 1 0 0 − − − −
INTES0
SC0BUF ← * * * * * * * *
X: Don't care, − : No change
(3) Mode 2 (8-bit UART mode)
8-bit UART mode is selected by setting SC0MOD0<SM1:0> to 10. In this mode, a
parity bit can be added (use of a parity bit is enabled or disabled by the setting of
SC0CR<PE>); whether even parity or odd parity will be used is determined by the
SC0CR<EVEN> setting when SC0CR<PE> is set to 1 (Enabled).
Example: When receiving data of the following format, the control registers should
be set as described below.
Start
Bit0
1
Transmission direction (Transmission rate: 9600 bps at fc = 12.288 MHz)
2
3
4
5
6
System clock:
Clock gear:
Prescaler clock: System clock
Set PC0 to function as the TXD0 pin.
Select 7-bit UART mode.
Add even parity.
Set the transfer rate to 2400 bps.
Enable the INTTX0 interrupt and set it to interrupt level 4.
Set data for transmission.
2
3
4
5
6
91C824-146
TMP91C824
Even
parity Stop
High frequency (fc)
1 (fc)
Odd
7
parity Stop
2008-02-20

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tmp91c824fgJtmp91c824-s

Table of Contents