Hitachi F-ZTAT H8/3039 Series Hardware Manual page 245

Single-chip microcomputer
Table of Contents

Advertisement

• Input capture signal timing
Input capture on the rising edge, falling edge, or both edges can be selected by settings in
TIOR. Figure 8-25 shows the timing when the rising edge is selected. The pulse width of the
input capture signal must be at least 1.5 system clocks for single-edge capture, and 2.5 system
clocks for capture of both edges.
ø
Input-capture input
Internal input
capture signal
TCNT
GRA, GRB
Figure 8-25 Input Capture Signal Timing
N
N
235

Advertisement

Table of Contents
loading

This manual is also suitable for:

F-ztat h8/3039F-ztat h8/3038F-ztat h8/3037F-ztat h8/3036

Table of Contents