Table of Contents
Advertisement
The buffer registers are linked to the CPU by an internal 16-bit bus and can be written or read by
either word or byte access.
Buffer registers are initialized to H'FFFF by a reset and in standby mode.
8.2.10 Timer Control Registers (TCR)
TCR is an 8-bit register. The ITU has five TCRs, one in each channel.
Channel
Abbreviation
0
TCR0
1
TCR1
2
TCR2
3
TCR3
4
TCR4
Bit
Initial value
Read/Write
Reserved bit
Each TCR is an 8-bit readable/writable register that selects the timer counter clock source, selects
the edge or edges of external clock sources, and selects how the counter is cleared.
TCR is initialized to H'80 by a reset and in standby mode.
Function
TCR controls the timer counter. The TCRs in all channels are
functionally identical. When phase counting mode is selected in
channel 2, the settings of bits CKEG1 and CKEG0 and TPSC2 to
TPSC0 in TCR2 are ignored.
7
6
—
CCLR1
CCLR0
1
0
—
R/W
R/W
Counter clear 1/0
These bits select the counter clear source
5
4
3
CKEG1
CKEG0
0
0
0
R/W
R/W
Clock edge 1/0
These bits select external clock edges
2
1
TPSC2
TPSC1
0
0
R/W
R/W
Timer prescaler 2 to 0
These bits select the
counter clock
0
TPSC0
0
R/W
213
Advertisement
Table of Contents
