Toshiba H1 Series Data Book page 188

32bit micro controller tlcs-900/h1 series
Table of Contents

Advertisement

3.8.3 Basic functions and register setting
In this section, setting of the block address area, the connecting memory and the number
of waits out of the memory controller's functions are described.
(1) Block address area specification
The block address areas of CS0 to CS3 are specified by MSAR0 to MSAR3 and MAMR0 to
MAMR3.
(a) Memory start address register
Figure 3.8.1 shows the memory start address registers. MSAR0 to MSAR3 set the start
addresses for the CS0 to CS3 areas. Set the upper eight bits (A23 to A16) of the start
address in <S23:16>. The lower 16 bits of the start address (A15 to A0) are permanently set
to 0. Accordingly, the start address can only be set in 64-Kbyte increments, starting from
000000H. Figure 3.8.2 shows the relationship between the start address and the start
address register value.
MSAR0
MSAR1
Bit symbol
(0143H)
(0147H)
Read/Write
MSAR2
MSAR3
After reset
(014BH)
(014FH)
Function
Address
000000H
FFFFFFH
Figure 3.8.2 Relationship between Start Address and Start Address Register Value
Memory Start Address Registers (for areas CS0 to CS3)
7
6
S23
S22
1
1
Figure 3.8.1 Memory Start Address Register
Start Address
000000H .................... 00H
64KByte
010000H .................... 01H
020000H .................... 02H
030000H .................... 03H
040000H .................... 04H
050000H .................... 05H
060000H .................... 06H
to
FF0000H ................... FFH
92CZ26A-185
5
4
3
S21
S20
S19
R/W
1
1
1
Determines A23 to A16 of start address
Sets start addresses for areas CS0 to CS3
Value in start address register (MSAR0 to MSAR3)
to
TMP92CZ26A
2
1
0
S18
S17
S16
1
1
1

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tlcs-900Tmp92cz26axbg

Table of Contents