Table of Contents
Advertisement
1C307 CXD2706Q
Description
TST
Vss
GND terminal
XIN
I
Input terminal for crystal oscillation circuit. (24.556 MHz)
XOUT
eal
Output terminal for crystal oscillation circuit. (24.556 MHz)
CKIN
Master ciock input terminal. Not used. (+5V connection)
Vss
| - | GND terminal.
.
Le Output terminal for master clock MCK.
7
CKOT
f sck=f ckin=% f xT=256 fs
XLCR
XSLD
SCK
Initalise terminal.
"L" : actire
Latch input terminal (active "L") for latching the serial data of the command inside the IC.
Data is inserted at startup at the SDT serial clock input terminal.
I
Serial data input terminal that receives the transmission of commands, system, control, etc.,
from the microcomputer. .
Oo
" ~)
-j
nNOS
Vss
XOVF
MUTE
SLIN -
GND terminal
Detection output for EQ calculation overflow. Not used. (GND connection)
Mute input terminal.
"L" : mute ON
13
14
1S
Terminal for switching of serial data input. Not used. (Open)
Input terminal B for serial data of sampling of 2 channels.
Input terminal A for serial data of sampling of 2 channels
.
.
.
NED
~ —
w
SIA
18
LRCK
Transmits L-ch data at level "H" and R-ch data at level "L" at the sampling frequency clock
input terminal for serial input/output.
Serial bit clock input terminal for serial input data SIA, SIB and serial output data SOF, SOR
and SOS. Serial input data is inserted at the start of this BCK, and when turning off the serial
output data is selected.
Front serial data input terminal for sampling of 2 channels.
Rear serial data input terminal for sampling of 2 channels.
Sub-woofer serial data input terminal for sampling of 2 channels.
The data mode has 2 complimentary 16 bits.
'oO
BCK
Oo
n 1@)
to
D
A |
O
22
SOS
3
Vss
GND terminal
Not used. (OPEN)
24 — 31
NC
dS
i
SS
3 s
Poe
[0 [Fen ouput ete ouput minal rte xemalRAM
a7 Fons
[0 [Fon colina ies ote optional forte extemal RAM
om
Front light enable output terminal for the external RAM.
"L" level active
WwW
lon
7
aN
\o
a
oO foe
FWE
Advertisement
Table of Contents
