Push Xh; Push Xh Onto Stack; Push Xl; Push Xl Onto Stack - Epson 6200A Core Cpu Manual

Core cpu cmos 4-bit single chip microcomputer
Table of Contents

Advertisement

PUSH XH

Source Format:
Operation:
OP-Code:
Type:
Clock Cycles:
Flag:
Description:
Example:

PUSH XL

Source Format:
Operation:
OP-Code:
Type:
Clock Cycles:
Flag:
Description:
Example:
S1C6200/6200A CORE CPU MANUAL

Push XH onto stack

PUSH XH
SP'
SP - 1, M(SP')
1 1 1 1 1 1 0 0
MSB
VI
5
C –
Not affected
Z –
Not affected
D –
Not affected
I –
Not affected
Decrements the stack pointer by 1 and loads the contents of XH, the four high-
order bits of XHL, into the data memory location addressed by SP.
SP
CC
Memory (CBH)
0000
XH register
1000

Push XL onto stack

PUSH XL
SP'
SP - 1, M(SP')
1 1 1 1 1 1 0 0
MSB
VI
5
C –
Not affected
Z –
Not affected
D –
Not affected
I –
Not affected
Decrements the stack pointer by 1 and loads the contents of XL, the four low-order
bits of XHL, into the data memory location addressed by SP.
SP
D0
Memory (CFH)
1111
XL register
0110
XH
0 1 0 1
LSB
M(SP) =
PUSH XH
CB
1000
1000
XL
0 1 1 0
LSB
PUSH XL
M(SP) =
CF
0110
0110
EPSON
3 INSTRUCTION SET
FC5H
3
2
1
0
2
2
2
2
2
2
2
2
FC6H
2
3
2
2
2
1
2
0
2
2
2
2
0
1
= XH
2
3
0
1
= XL
2
3
69

Advertisement

Table of Contents
loading

This manual is also suitable for:

S1c6200S1c6200a

Table of Contents